
CS 432 Fall 2018

Mike Lam, Professor


```
storeAI a => b
loadAI b => c

↓
storeAI a => b
i2i a => c
```



Register Allocation

Compilers



Optimization (Ch. 8-10)

Local

- Local value numbering (8.4.1)
- Tree-height balancing (8.4.2)

Regional

- Superlocal value numbering (8.5.1)
- Loop unrolling (8.5.2)

Global

- Constant propagation (9.3.6, 10.7.1)
- Dead code elimination (10.2)
- Global code placement (8.6.2)
- Lazy code motion (10.3)

Whole-program

- Inline substitution (8.7.1)
- Procedure placement (8.7.2)

Asides:

Data-flow analysis (Ch. 9) Liveness analysis (8.5.1, 9.2.2) Single static assignment (9.3)

Machine Code Gen (Ch. 11-13)

- Translate from linear IR to machine code
 - Often, compilers will just emit assembly
 - Use built-in system assembler and linker to create final executable

Issues:

- Translation from IR instructions to machine code instructions:
 - Instruction selection (Ch. 11)
- Arrangement of machine code instructions for optimal pipelining:
 - Instruction scheduling (Ch. 12)
- Assignment of registers to minimize memory accesses:
 - Register allocation (Ch. 13)

Instruction Selection

- Choose machine code instructions to replace IR
 - Complexity is highly dependent on target architecture
 - CISC provides more options than RISC
- Algorithms
 - Treewalk routine (similar to P5)
 - Tree-pattern matching / tiling

$$d = a + c*4 + 8$$
 \longrightarrow multI c, 4 => d add a, d => d addI d, 8 => d



mov %rcx, %rdi imul \$4, %rdi add %rax, %rdi add \$8, %rdi

leaq 0x8(%rax,%rcx,4), %rdx

Source Language

Intermediate Representation (IR)

Target Language

Peephole Optimization

- Scan linear IR with sliding window ("peephole")
 - Look for common inefficient patterns
 - Replace with known equivalent sequences

Example:

```
storeAI r5 => [bp+8] loadAI [bp+8] => r7
```



```
storeAI r5 => [bp+8]
i2i r5 => r7
```

Generalized pattern:

storeAI
$$a \Rightarrow b$$
 loadAI $b \Rightarrow c$



```
storeAI a \Rightarrow b
i2i a \Rightarrow c
```

Instruction Scheduling

- Modern CPUs expose many opportunities for optimization
 - Some instructions require fewer cycles
 - Instruction pipelining
 - Speculative execution / branch prediction
 - Multicore shared-memory processors
- Scheduling: re-order instructions to improve speed
 - Must not modify program semantics
 - Maximize utilization of CPU and memory resources
 - Main algorithm: **list scheduling** (next week!)

Register Allocation

- Maximizing register use is very important
 - Registers are the lowest-latency memory locations
 - Issue: limited number of registers
 - Reduce the # of registers used to match the target system
 - Program using n registers => Program using m registers (n > m)
- Allocation vs. assignment
 - Allocation: map a virtual register space to a physical register space
 - This is hard (NP-complete for any realistic situation)
 - Assignment: map a valid allocation to actual register names
 - This is easy (linear or polynomial)

Local Allocation

- Top-down local register allocation
 - Compute a priority for each virtual register
 - Frequency of access to that register
 - Sort by priority, highest to lowest
 - Assign registers in order, highest priority first
 - Rewrite the code
- General idea: prioritize most-often-accessed virtual registers
 - Allocate to physical registers in priority order
 - Very simple to implement
 - Static per-block allocations are not always optimal
 - Access patterns may change throughout block

Local Allocation

- Bottom-up local register allocation
 - Scan each block instruction-by-instruction
 - For each instruction:
 - Examine virtual registers
 - Ensure operands are in physical registers (load them if they're not)
 - Greedy algorithm: free physical registers as soon as possible
 - May need to "spill" virtual registers
 - Save their values to the stack temporarily
 - This frees up a physical register
 - Greedy algorithm: spill value used furthest in the future

THIS IS YOUR LAST DECAF PROJECT

```
for each instruction i:
                                                          Ensure(vr):
                                                            if vr is in pr:
                                                               return pr
   for each vr read in i:
                                                            else:
     pr = \mathbf{Ensure}(vr)
                                                               pr = Allocate(vr)
     replace vr with pr in i
                                                               emit load from vr
     if vr is not needed after i then free pr
                                                               return pr
                                                          Allocate(vr):
   for each vr written in i:
                                                            if pr is available:
     pr = Allocate(vr)
                                                               return pr
     replace vr with pr in i
                                                            else:
                                                               find furthest-used pr to spill
                                                               emit spill for pr
```

return *pr*

```
add:
  loadAI [bp+8] \Rightarrow r1
  loadAI [bp+12] => r2
  add r1, r2 => r3
  i2i r3 => ret
  return
main:
  loadI 3 => r4
  storeAI r4 => [bp-4]
  loadAI \lceil bp-4 \rceil \Rightarrow r5
  loadI 2 \Rightarrow r6
  param r6
  param r5
  call add
  i2i ret => r7
  i2i r7 => ret
  return
```



```
add:
  loadAI [bp+8] \Rightarrow r0
  loadAI [bp+12] => r1
  add r0, r1 => r0
  i2i r0 => ret
  return
main:
  loadI 3 \Rightarrow r0
  storeAI \mathbf{r0} \Rightarrow [bp-4]
  loadAI [bp-4] \Rightarrow r0
  loadI 2 \Rightarrow r1
  param r1
  param r0
  call add
  i2i ret => r0
  i2i r0 => ret
  return
```

```
gcd:
                                               gcd:
                                               11:
11:
                                                  loadAI [bp+12] => r0
  loadAI [bp+12] => r1
                                                  loadI 1 => r1
  loadI 1 => r2
                                                  cmp\_GE r0, r1 => r0
  cmp GE r1, r2 \Rightarrow r3
  cbr r3 => 12, 13
                                                  cbr r0 => 12, 13
12:
                                               12:
                                                  loadAI [bp+12] \Rightarrow r0
  loadAI [bp+12] => r4
                                                  loadI 0 \Rightarrow r1
  loadI 0 \Rightarrow r5
  store r4 => [r5]
                                                  store r0 => [r1]
  loadAI [bp+8] \Rightarrow r6
                                                  loadAI [bp+8] \Rightarrow r0
                                                  loadAI [bp+12] => r1
  loadAI [bp+12] => r7
                                                  div r0, r1 => r2
  div r6, r7 => r8
                                                  mult r1, r2 => r1
  mult r7, r8 => r9
                                                  sub r0, r1 => r0
  sub r6, r9 => r10
                                                  storeAI r0 => [bp+12]
  storeAI r10 => [bp+12]
                                                  loadI 0 \Rightarrow \mathbf{r0}
  loadI 0 => r11
                                                  load [r0] => r0
  load [r11] => r12
                                                  storeAI r0 => [bp+8]
  storeAI r12 => [bp+8]
  jump l1
                                                  jump 11
                                               13:
13:
                                                  loadAI [bp+8] \Rightarrow r0
  loadAI [bp+8] => r13
                                                  i2i r0 => ret
  i2i r13 => ret
                                                  return
  return
```

```
gcd:
11:
  loadAI [bp+12] \Rightarrow r1
  loadI 1 => r2
  cmp GE r1, r2 => r3
  cbr r3 => 12, 13
12:
  loadAI [bp+12] => r4
  loadI 0 \Rightarrow r5
  store r4 => [r5]
  loadAI [bp+8] \Rightarrow r6
  loadAI [bp+12] => r7
  div r6, r7 => r8
  mult r7, r8 => r9
  sub r6, r9 => r10
  storeAI r10 => [bp+12]
  loadI 0 => r11
  load [r11] => r12
  storeAI r12 => [bp+8]
  jump l1
13:
  loadAI [bp+8] => r13
  i2i r13 => ret
  return
```



```
qcd:
11:
  loadAI [bp+12] \Rightarrow r0
  loadI 1 => r1
  cmp GE r0, r1 => r0
  cbr r0 => 12, 13
12:
  loadAI [bp+12] \Rightarrow r0
  loadI 0 \Rightarrow r1
  store r0 => [r1]
  loadAI [bp+8] \Rightarrow r0
  loadAI [bp+12] \Rightarrow r1
  storeAI r0 => [bp-4] // store r6
  div r0, r1 => r0
  mult r1, r0 => r1
  loadAI [bp-4] \Rightarrow r0 // load r6
  sub r0, r1 => r0
  storeAI r0 => [bp+12]
  loadI 0 \Rightarrow r0
  load [r0] => r0
  storeAI r0 => [bp+8]
  jump 11
13:
  loadAI [bp+8] \Rightarrow r0
  i2i r0 => ret
  return
```

```
qcd:
11:
  loadAI [bp+12] => r1
  loadI 1 => r2
  cmp_GE r1, r2 => r3
  cbr r3 => 12, 13
12:
  loadAI [bp+12] => r4
  loadI 0 \Rightarrow r5
  store r4 => [r5]
  loadAI [bp+8] \Rightarrow r6
  loadAI [bp+12] => r7
  div r6, r7 => r8
  mult r7, r8 => r9
  sub r6, r9 => r10
  storeAI r10 \Rightarrow [bp+12]
  loadI 0 => r11
  load [r11] => r12
  storeAI r12 => [bp+8]
  jump 11
13:
  loadAI [bp+8] => r13
  i2i r13 => ret
  return
```



```
gcd:
11:
  loadAI [bp+12] => r0
  loadI 1 => r1
  cmp_GE r0, r1 => r0
  cbr r0 => 12, 13
12:
  loadAI \lceil bp+12 \rceil \Rightarrow r0
  loadI 0 => r1
  store r0 => [r1]
  loadAI [bp+8] \Rightarrow r0
  loadAI \lceil bp+12 \rceil \Rightarrow r1
  div r0, r1 => r2
  mult r1, r2 => r1
  sub r0, r1 => r0
  storeAI r0 => [bp+12]
  loadI 0 => r0
  load [r0] => r0
  storeAI r0 => [bp+8]
  jump 11
13:
  loadAI [bp+8] \Rightarrow r0
  i2i r0 => ret
  return
```

Expression evaluation

- How many registers does it take to evaluate an an arbitrary expression without any spilling?
 - Is there an easy way to determine this?

For example:


$$a+b+c+d$$


VS.

$$(a+b) + (c+d)$$

Expression evaluation

- How many registers does it take to evaluate an an arbitrary expression without any spilling?
 - Examine the expression tree (e.g., parse tree)
 - Calculate the Strahler number:
 - If the node is a leaf (has no children), its Strahler number is one.
 - If the node has one child with Strahler number i, and all other children have Strahler numbers less than i, then the Strahler number of the node is i.
 - If the node has two or more children with Strahler number i, and no children with greater number, then the Strahler number of the node is i + 1.





Local vs. global allocation

- Local allocation handles each basic block separately
 - Will miss inter-block dependencies
- Global allocation handles all basic blocks in a procedure
 - Does NOT consider inter-procedural dependencies
 - This is why calling conventions are important
 - I.e., caller-save vs. callee-save and return value
- Decaf project
 - Because we used SSA in P5 and always load/store to memory, no virtual registers will be live at the entrance or exit of any block (so no inter-block dependencies)
 - Thus, we can use local register allocation in P6

- Discover global live ranges of related uses and definitions
 - For each use, any reaching definitions must be in the same range
 - For each definition, any reachable uses must be in the same range
 - Simple disjoint-set union-find algorithm over SSA form
- Build interference graph
 - Node for each live range and edges between interfering live ranges
- Attempt to compute graph k-coloring
 - k is the number of physical registers
 - Greedy algorithm: order the colors (registers)
 - For each vertex, choose smallest color not shared by neighbors
 - If successful, done!
 - If not successful, spill some values and try again
 - Need a robust way to pick which values to spill
 - Alternatively, split live ranges at carefully-chosen points

