

CS 261

Fall 2022

Mike Lam, Professor


Stage	IRMOVQ
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC+1}]$ $\text{valC} \leftarrow M_8[\text{PC+2}]$ $\text{valP} \leftarrow \text{PC} + 10$
Dec	
Exe	$\text{valE} \leftarrow \text{valC}$
Mem	
WB	$R[\text{rB}] \leftarrow \text{valE}$
PC	$\text{PC} \leftarrow \text{valP}$

Y86 Semantics

Y86 semantics


- **Semantics:** the study of *meaning*
 - What does an instruction "mean"?
 - For us, it is *the effect that it has on the machine*
 - This requires understanding the purpose and actions of all stages of the Y86-64 CPU

	Stage	IRMOVQ
Fetch	Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $rA:rB \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$
Decode	Dec	
Execute	Exe	$\text{valE} \leftarrow \text{valC}$
Memory	Mem	
Write back	WB	$R[rB] \leftarrow \text{valE}$
PC update	PC	$\text{PC} \leftarrow \text{valP}$



Fetch


- Read ten bytes from memory at address PC
- Extract instruction fields
 - icode and ifun
 - rA and rB
 - valC
- Compute valP (address of next instruction)
 - $PC + 1 + \text{needsRegIDs} + 8 * \text{needsValC}$



Q: Which instructions have a valC? Which instructions only need the icode and ifun?

Decode


- Read register file
 - Read srcA into valA
 - Read srcB into valB



Q: Which instructions read from both rA and rB?

Execute


- Perform arithmetic or logic operation
 - Could also be an effective address calculation or stack pointer increment / decrement
 - First input is valC (immediate/offset), valA (register), or a constant (-8 or 8)
 - Second input is valB (register) or zero
- Set condition codes
 - Only if OPq



Q: Which instructions use the ALU?
(Hint: more than you might initially expect!)

Memory


- Read or write memory
 - No instruction does both!
 - Effective address is valE or valA (depending on icode)
 - Data to be written is either valA or valP (depending on icode)
 - Data is read into valM



Q: Which instruction needs to write the address of the next instruction (valP) to memory?

Write back


- Write register file
 - Write valE (from ALU execute) to dstE for some icode
 - Write valM (from memory) to dstM for some icode
 - Use value 0xF to disable one or both write(s) for some icode



Q: Which instruction needs to write values to two different registers?

PC update

- Set new PC
 - valP (next instruction) for most icode
 - Either valP or valC for conditional jumps depending on Cnd
 - valM (return address popped from stack) for ret



Q: Which instruction uses neither valC, valM, or valP to set the PC?

Question

- What effect does the following instruction have?

```
irmovq $128, %rsp
```

- A) It sets RSP to 128
- B) It moves the 64-bit value 128 into memory at the location stored in RSP
- C) It sets RSP to 128 and increments the PC by 10
- D) It pushes the value 128 onto the stack
- E) It pushes the value at address 128 onto the stack

Y86 semantics

- **Semantics**: the study of *meaning*
 - For us, it is *the effect that it has on the machine*
 - We should specify these semantics very **formally**
 - This will help us think correctly about P4
 - ISA reference sheet includes mathematical semantics

In the following semantics, PC and STAT refer to the program counter and status code of the CPU.

Stage	HALT	NOP	cmoveXX	IRMOVQ
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $rA:rB \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$ $\text{valA} \leftarrow R[rA]$ $\text{valE} \leftarrow \text{valA}$ $\text{Cnd} \leftarrow \text{Cond(CC, ifun)}$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $rA:rB \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$ $\text{valE} \leftarrow \text{valC}$
Dec				
Exe	$\text{STAT} \leftarrow \text{HLT}$			
Mem				
WB			$\text{Cnd} ? R[rB] \leftarrow \text{valE}$	$R[rB] \leftarrow \text{valE}$
PC	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$

Aside: syntax notes

- $R[RSP]$ = the value of `%rsp`
- $R[rA]$ = the value of register with id `rA`
- $M_1[PC]$ = the value of one byte in memory at address `PC`
- $M_8[PC+2]$ = the value of eight bytes in memory at address `PC+2`
- $rA:rB = M_1[PC+1]$ means read the byte at address `PC+1`
 - Split it into high- and low-order 4-bits for `rA` and `rB`
- $\text{Cond}(cc, ifun)$ returns 0 or 1 based on `cc` and `ifun`
 - Determines whether the given CMOV/JUMP should happen
 - See CS:APP 3.6.1-3.6.3 and Figure 3.15
- Convention: write addresses using hex padded to three chars
- Convention: write integer literals using decimal w/ no padding

Example: IRMOVQ

0x016: 30f48000000000000000000 | irmovq \$128,%rsp

Stage	IRMOVQ	
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC+1}]$ $\text{valC} \leftarrow M_8[\text{PC+2}]$ $\text{valP} \leftarrow \text{PC} + 10$	$\text{icode:ifun} \leftarrow M_1[0x016] = 3:0$ $\text{rA:rB} \leftarrow M_1[0x017] = f:4$ $\text{valC} \leftarrow M_8[0x018] = 128$ $\text{valP} \leftarrow 0x016 + 10 = 0x020$
Dec		
Exe	$\text{valE} \leftarrow \text{valC}$	
Mem		
WB	$R[\text{rB}] \leftarrow \text{valE}$	
PC	$\text{PC} \leftarrow \text{valP}$	

What effects does this instruction have?

Example: IRMOVQ

0x016: 30f48000000000000000000 | irmovq \$128,%rsp

Stage	IRMOVQ	
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC+1}]$ $\text{valC} \leftarrow M_8[\text{PC+2}]$ $\text{valP} \leftarrow \text{PC} + 10$	$\text{icode:ifun} \leftarrow M_1[0x016] = 3:0$ $\text{rA:rB} \leftarrow M_1[0x017] = f:4$ $\text{valC} \leftarrow M_8[0x018] = 128$ $\text{valP} \leftarrow 0x016 + 10 = 0x020$
Dec		
Exe	$\text{valE} \leftarrow \text{valC}$	$\text{valE} \leftarrow 128$
Mem		
WB	$R[\text{rB}] \leftarrow \text{valE}$	$R[%\text{rsp}] \leftarrow \text{valE} = 128$
PC	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP} = 0x020$

This instruction sets %rsp to 128 and increments the PC by 10

Example: POPQ

0x02c: b00f

| popq %rax

R[%rsp] = 120

M₈[120] = 9

Stage	POPQ
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $rA:rB \leftarrow M_1[\text{PC}+1]$
Dec	$\text{valP} \leftarrow \text{PC} + 2$ $\text{valA} \leftarrow R[\text{RSP}]$ $\text{valB} \leftarrow R[\text{RSP}]$
Exe	$\text{valE} \leftarrow \text{valB} + 8$
Mem	$\text{valM} \leftarrow M_8[\text{valA}]$
WB	$R[\text{RSP}] \leftarrow \text{valE}$ $R[rA] \leftarrow \text{valM}$
PC	$\text{PC} \leftarrow \text{valP}$

$\text{icode:ifun} \leftarrow M_1[0x02c] = b:0$
 $rA:rB \leftarrow M_1[0x02d] = 0:f$
 $\text{valP} \leftarrow 0x02c + 2 = 0x02e$
 $\text{valA} \leftarrow R[\%rsp] = 120$
 $\text{valB} \leftarrow R[\%rsp] = 120$
 $\text{valE} \leftarrow 120 + 8 = 128$
 $\text{valM} \leftarrow M_8[120] = 9$
 $R[\%rsp] \leftarrow 128$
 $R[\%rax] \leftarrow 9$
 $\text{PC} \leftarrow 0x02e$

This instruction sets %rax to 9, sets %rsp to 128, and increments the PC by 2

Example: CALL

0x037: 8041000000000000 | call proc
R[%rsp] = 128

Stage	CALL	
Fch	$icode:ifun \leftarrow M_1[PC]$	$icode:ifun \leftarrow M_1[0x037] = 8:0$
	$valC \leftarrow M_8[PC+1]$	$valC \leftarrow M_8[0x038] = 0x041$
	$valP \leftarrow PC + 9$	$valP \leftarrow 0x037 + 9 = 0x040$
Dec		
Exe	$valB \leftarrow R[RSP]$	$valB \leftarrow R[%rsp] = 128$
	$valE \leftarrow valB - 8$	$valE \leftarrow 128 - 8 = 120$
Mem	$M_8[valE] \leftarrow valP$	$M_8[120] \leftarrow 0x040$
WB	$R[RSP] \leftarrow valE$	$R[%rsp] \leftarrow 120$
PC	$PC \leftarrow valC$	$PC \leftarrow 0x041$

This instruction sets %rsp to 120, stores the return address 0x040 at [%rsp], and sets the PC to 0x041

Y86 semantics

In the following semantics, PC and STAT refer to the program counter and status code of the CPU.

Stage	HALT	NOP	cmoveXX	IRMOVQ
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$ $\text{valA} \leftarrow R[\text{rA}]$ $\text{valE} \leftarrow \text{valA}$ $\text{Cnd} \leftarrow \text{Cond(CC, ifun)}$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$
Dec				
Exe	$\text{STAT} \leftarrow \text{HLT}$			$\text{valE} \leftarrow \text{valC}$
Mem				
WB				
PC	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{R}[\text{rB}] \leftarrow \text{valE}$ $\text{PC} \leftarrow \text{valP}$
Stage	RMMOVQ	MRMOVQ	OPq	jXX
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 9$
Dec	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	$\text{valB} \leftarrow R[\text{rB}]$	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	
Exe	$\text{valE} \leftarrow \text{valB} + \text{valC}$	$\text{valE} \leftarrow \text{valB} + \text{valC}$	$\text{valE} \leftarrow \text{valB} \text{ OP } \text{valA}$ Set CC	$\text{Cnd} \leftarrow \text{Cond(CC, ifun)}$
Mem	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valE}]$		
WB		$R[\text{rA}] \leftarrow \text{valM}$	$R[\text{rB}] \leftarrow \text{valE}$	
PC	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{Cnd ? valC:valP}$
Stage	CALL	RET	PUSHQ	POPQ
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 9$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$
Dec	$\text{valB} \leftarrow R[\text{RSP}]$	$\text{valA} \leftarrow R[\text{RSP}]$	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{RSP}]$	$\text{valA} \leftarrow R[\text{RSP}]$ $\text{valB} \leftarrow R[\text{RSP}]$
Exe	$\text{valE} \leftarrow \text{valB} - 8$	$\text{valE} \leftarrow \text{valB} + 8$	$\text{valE} \leftarrow \text{valB} - 8$	$\text{valE} \leftarrow \text{valB} + 8$
Mem	$M_8[\text{valE}] \leftarrow \text{valP}$	$\text{valM} \leftarrow M_8[\text{valA}]$	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valA}]$
WB	$R[\text{RSP}] \leftarrow \text{valE}$	$R[\text{RSP}] \leftarrow \text{valE}$	$R[\text{RSP}] \leftarrow \text{valE}$	$R[\text{RSP}] \leftarrow \text{valE}$ $\text{R}[\text{rA}] \leftarrow \text{valM}$
PC	$\text{PC} \leftarrow \text{valC}$	$\text{PC} \leftarrow \text{valM}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$

Y86 CPU (P4)

von Neumann architecture

- 1) Fetch ← P3!
 - Splits instruction at PC into pieces
 - Save info in `y86_inst_t` struct
- 2) Decode (register file)
 - Reads registers
 - P4: Sets `valA`
- 3) Execute (ALU)
 - Arithmetic/logic operation, effective address calculation, or stack pointer increment/decrement
 - P4: Sets `Cnd` and returns `valE`
- 4) Memory (RAM)
 - Reads/writes memory
- 5) Write back (register file)
 - Sets registers
- 6) PC update
 - Sets new PC

