CS 261 Fall 2018

0000000100000f50 55 48 89 e5 48 83 ec 10 48 8d 3d 3b 00 00 00 c7 0000000100000f6c 45 fc 00 00 00 00 b0 00 e8 0d 00 00 31 c9 89 000000100000f7c 45 f8 89 c8 48 83 c4 10 5d c3

leag

movl movb 0x3b(%rip), %rdi

\$0x0, -0x4(%rbp)

\$0x0, %al

Machine and Assembly Code

0000000100000f58

000000010000f5f

00000010000f66

Data Movement and Arithmetic

Mike Lam, Professor

Topics

- Architecture/assembly intro
- Data formats
- Data movement
- Arithmetic and logical operations

Computer systems



Computer systems



Let's focus for now on the single-CPU components

von Neumann architecture



von Neumann architecture



Machine code

• Machine code

- Variable-length binary encoding of **opcodes** and *operands*
- Program is stored in memory along with data
- Specific to a particular CPU architecture (e.g., x86-64)
- Looks very different than the original C code!

```
int add (int num1, int num2)
{
    return num1 + num2;
}
000000000400606 <add>:
  400606:
                 55
  400607:
                48 89 e5
  40060a:
                89 7d fc
                89 75 f8
  40060d:
                8b 55 fc
  400610:
                8b 45 f8
  400613:
                01 d0
  400616:
  400618:
                5d
  400619:
                 c3
```

Machine code

- Machine instructions are specified by an instruction set architecture (ISA)
 - x86-64 (x64) is the current dominant workstation/server architecture
 - ARM is used in embedded and mobile markets
 - **POWER** is used in the high-performance market (supercomputers!)
 - **RISC-V** is used in CPU research (and is growing in the industrial market)
 - x86-64 has an **enormous**, complex instruction set
 - Lots of legacy features and support for previous ISAs
 - We'll learn a bit of it now, then later focus on a simplified form called Y86

0000000000400606 <add>:

400606:	55		
400607:	48	89	e5
40060a:	89	7d	fc
40060d:	89	75	f8
400610:	8b	55	fc
400613:	8b	45	f8
400616:	01	d0	
400618:	5d		
400619:	c3		

Assembly code

- Assembly code: human-readable form of machine code
 - Each indented line of text represents a single machine code instruction
 - Two main x86-64 formats: Intel and ATT (we'll use the latter)
 - Use "#" to denote comments (extends to end of line)
 - Generated from C code by compiler (not a simple process!)
 - Disassemblers like objdump can extract assembly from an executable
 - Understanding assembly helps you to debug, optimize, and secure your programs

		(opcode	operands
0000000000400600	6 <add>:</add>	: (
400606:	55		push	%rbp
400607:	48 89 e	e5	mov	%rsp,%rbp
40060a:	89 7d f	fc	mov	%edi,-0x4(%rbp)
40060d:	89 75 f	f8	mov	%esi,-0x8(%rbp)
400610:	8b 55 f	fc	mov	-0x4(%rbp),%edx
400613:	8b 45 f	f8	mov	-0x8(%rbp),%eax
400616:	01 d0		add	%edx,%eax
400618:	5d		рор	%rbp
400619:	с3		retq	-

Assembly code

- Assembly provides low-level access to machine
 - Program counter (PC) tracks current instruction
 - Like a bookmark; also referred to as the instruction pointer (IP)
 - Arithmetic logic unit (ALU) executes opcode of instructions
 - Today, we'll focus on data movement and arithmetic opcodes
 - Register file & main memory store operands
 - Registers are faster but main memory is larger



Registers

- General-purpose
 - AX: accumulator
 - BX: base
 - CX: counter
 - DX: address
 - SI: source index
 - DI: dest index
- Special
 - BP: base pointer
 - SP: stack pointer
 - FLAGS: status info
 - "Condition codes" in CS:APP
 - IP: instruction pointer
 - This is the PC on x86-64

exx = lower 32-bits (e.g., eax) rxx = full 64 bits (e.g., rax)

1_	not modified for 8-bit opera	nds	1			
	not modified for 16-bit operands		1			
register	zero-extended for 32-bit operands		low 8-bit	16-bit	32-bit	64-bi
0		AH*	AL	AX	EAX	RAX
3		BH*	BL	BX	EBX	RBX
1		CH*	CL	cx	ECX	RCX
2		DH*	DL	DX	EDX	RDX
6			SIL**	SI	ESI	RSI
7			DIL**	DI	EDI	RDI
5			BPL**	BP	EBP	RBP
4			SPL**	SP	ESP	RSP
8			R8B	R8W	R8D	R8
9			R9B	R9W	R9D	R9
10			R10B	R10W	R10D	R10
11			R11B	R11W	RIID	R11
12			R12B	R12W	R12D	R12
13			R13B	R13W	R13D	R13
14			R14B	R14W	R14D	R14
15			R15B	R15W	R15D	R15
63	32 31	16 15 8	7 0			
Г	0			RFLAG	S ST	3-309.005
				RIP		
63	32 31		0	* Not a RE	addressable X prefix is us	when sed.
				** Only a RE	addressable X prefix is us	e when sed.

Operand types

- Immediate
 - Operand value embedded in instruction itself
 - Extends the size of the instruction by the width of the value
 - Written in assembly using "\$" prefix (e.g., \$42 or \$0x1234)
- Register
 - Operand stored in register file
 - Accessed by register number
 - Written in assembly using name and "%" prefix (e.g., %eax or %rsp)
- Memory
 - Operand stored in main memory
 - Accessed by effective address calculated from instruction components
 - Written in assembly using a variety of addressing modes

Memory addressing modes

- Absolute: addr
 - Effective address: addr
- Indirect: (reg)
 - Effective address: **R**[*reg*]
- Base + displacement: **offset**(**reg**)
 - Effective address: *offset* + R[*reg*]
- Indexed: offset(reg_{base}, reg_{index})
 - Effective address: offset + R[reg_{base}] + R[reg_{index}]
- Scaled indexed: offset(reg_{base}, reg_{index}, s)
 - Effective address: $offset + R[reg_{base}] + R[reg_{index}] \cdot s$
 - Scale (s) must be 1, 2, 4, or 8

R[**reg**] = value of register **reg**





- Given the following machine status, what is the value of the following assembly operands? (assume 32-bit memory locations)
 - \$42
 - \$0x10
 - %rax
 - 0x104
 - (%rax)
 - 4(%rax)
 - 2(%rax, %rdx)
 - (%rax, %rdx, 4)

Registers

<u>Name</u>	<u>Value</u>
%rax	0x100
%rdx	0x2

Memory

<u>Address</u>	<u>Value</u>
0×100	0xFF
0x104	0xAB
0x108	0x13

Data sizes

- Historical artifact: "word" in x86 is 16 bits
 - 1 byte (8 bits) = "byte" (b suffix)
 - 2 bytes (16 bits) = "word" (w suffix)
 - 4 bytes (32 bits) = "double word" (1 suffix)
 - 8 bytes (64 bits) = "quad word" (q suffix)
- Often, a "class" of instructions will perform similar jobs, but on different sizes of data
 - There are no "types" in assembly code
 - Thus, instruction suffixes and operand sizes must match!
 - E.g., movg \$1, %rax is valid but movg \$1, %eax is not

Data movement

- Primary data movement instruction: "mov"
 - Copies data from first operand to second operand
 - E.g., movq \$1, %rax will set the value of RAX to 1
 - movb, movw, movl, movq, movabsq
- Zero-extension variant: "movz"
 - movzbw, movzbl, movzwl, movzbq, movzwq
 - Note lack of movzlq; just use movl, which sets higher 32-bits to zero
- Sign-extension variant: "movs"

x86-64 addresses

- Addresses in x86-64 are always 32 or 64 bits
 - Thus, the registers used to calculate the effective address of a memory operand must be 32 or 64 bits
 - E.g., movw %ax, (%ebp) is valid
 - E.g., movw %ax, (%rbp) is valid
 - E.g., **movw** %ax, %rbp is **not valid**!
 - This does NOT mean that the instruction will load or store 32/64 bits from/to memory
 - The size of data moved is determined by the instruction suffix
 - Memory locations have no "type" in assembly/machine code

Stack management

- The system stack holds 8-byte (quadword) slots, growing downward from high addresses to low addresses
 - Stack Pointer (SP) register stores address of "top" of stack
 - i.e., a pointer to the last value pushed (lowest address)
 - On x86-64, it is %rsp b/c addresses are 64 bits
 - pushq <reg> instruction
 - Subtract 8 from stack pointer
 - Store value of <reg> at stack top
 - popq <reg> instruction
 - Retrieve value at current stack top (%rsp)
 - Save value in the given register
 - Increment stack pointer by 8



Exercise

- Given the following register state, what will the values of the registers be after the following instruction sequence?
 - pushq %rax
 - pushq %rcx
 - pushq %rbx
 - pushq %rdx
 - popq %rax
 - popq %rbx
 - popq %rcx
 - popq %rdx

Registers

<u>Name</u>	<u>Value</u>
%rax	0xAA
%rbx	0xBB
%rcx	0xCC
%rdx	0xDD

Arithmetic operations

Instruction		Effect	Description	
leaq	S, D	$D \leftarrow \&S$	Load effective address	
INC	D	$D \leftarrow D+1$	Increment	
DEC	D	$D \leftarrow D-1$	Decrement	
NEG	D	$D \leftarrow -D$	Negate	
NOT	D	$D \leftarrow \neg D$	Complement	
ADD	<i>S</i> , <i>D</i>	$D \leftarrow D + S$	Add	
SUB	<i>S</i> , <i>D</i>	$D \leftarrow D - S$	Subtract	
IMUL	S, D	$D \leftarrow D * S$	Multiply	
XOR	<i>S</i> , <i>D</i>	$D \leftarrow D^{s}$	Exclusive-or	
OR	S, D	$D \leftarrow D \mid S$	Or	
AND	S, D	$D \leftarrow D \& S$	And	
SAL	k, D	$D \leftarrow D << k$	Left shift	
SHL	k, D	$D \leftarrow D << k$	Left shift (same as SAL)	
SAR	k, D	$D \leftarrow D >>_A k$	Arithmetic right shift	
SHR	k, D	$D \leftarrow D >>_{\mathrm{L}} k$	Logical right shift	

Figure 3.10 Integer arithmetic operations. The load effective address (leaq) instruction is commonly used to perform simple arithmetic. The remaining ones are more standard unary or binary operations. We use the notation $>>_A$ and $>>_L$ to denote arithmetic and logical right shift, respectively. Note the nonintuitive ordering of the operands with ATT-format assembly code.

Exercise

Instru	iction	Effect	Description	Registers
leaq	<i>S</i> , <i>D</i>	$D \leftarrow \&S$	Load effective address	Name Value
INC DEC NEG NOT	D D D D	$D \leftarrow D+1$ $D \leftarrow D-1$ $D \leftarrow -D$ $D \leftarrow -D$	Increment Decrement Negate Complement	%rax 0x12 %rbx 0x56 %rcx 0x02 %rdx 0xF0
ADD SUB IMUL XOR OR	S, D S, D S, D S, D S, D S, D	$D \leftarrow D + S$ $D \leftarrow D - S$ $D \leftarrow D * S$ $D \leftarrow D^{*} S$ $D \leftarrow D S$	Add Subtract Multiply Exclusive-or Or	What are the values of the destination registers after each of the following instructions executes in sequence?
AND SAL SHL SAR SHR	S, D k, D k, D k, D k, D	$D \leftarrow D \& S$ $D \leftarrow D << k$ $D \leftarrow D << k$ $D \leftarrow D >>_{A} k$ $D \leftarrow D >>_{L} k$	And Left shift Left shift (same as SAL) Arithmetic right shift Logical right shift	addq %rax, %rax subq %rax, %rbx imulq %rcx, %rax andq %rbx, %rdx shrq \$4, %rdx

Figure 3.10 Integer arithmetic operations. The load effective address (leaq) instruction is commonly used to perform simple arithmetic. The remaining ones are more standard unary or binary operations. We use the notation $>>_A$ and $>>_L$ to denote arithmetic and logical right shift, respectively. Note the nonintuitive ordering of the operands with ATT-format assembly code.

Exercise

Instru	ction	Effect	Description	
leaq	<i>S</i> , <i>D</i>	$D \leftarrow \&S$	Load effective address	
INC	D	$D \leftarrow D+1$	Increment	
DEC	D	$D \leftarrow D-1$	Decrement	
NEG	D	$D \leftarrow -D$	Negate	
NOT	D	$D \leftarrow \neg D$	Complement	What does the following instruction do
ADD	S, D	$D \leftarrow D + S$	Add	if $\%$ rax = $0x100?$
SUB	<i>S</i> , <i>D</i>	$D \leftarrow D - S$	Subtract	
IMUL	S, D	$D \leftarrow D * S$	Multiply	lead (%rax %rax 2) %rax
XOR	S, D	$D \leftarrow D^{s}$	Exclusive-or	
OR	S, D	$D \leftarrow D \mid S$	Or	
AND	S, D	$D \leftarrow D \& S$	And	
SAL	k, D	$D \leftarrow D << k$	Left shift	
SHL	k, D	$D \leftarrow D << k$	Left shift (same as SAL)	Note: load does not actually
SAR	k, D	$D \leftarrow D >>_{A} k$	Arithmetic right shift	road/write memory
SHR	k, D	$D \leftarrow D >>_{\rm L} k$	Logical right shift	reau/write memory!

Figure 3.10 Integer arithmetic operations. The load effective address (leaq) instruction is commonly used to perform simple arithmetic. The remaining ones are more standard unary or binary operations. We use the notation $>>_A$ and $>>_L$ to denote arithmetic and logical right shift, respectively. Note the nonintuitive ordering of the operands with ATT-format assembly code.

Hand-writing x86_64 assembly

• Minimal template (returns 0; known to work on stu):

```
.globl main
main:
movq $0, %rax # your code goes here
ret
```

- Save in .s file and build with gcc as usual (don't use "-c" flag)
 - Run program and view return value in bash with "echo \$?"
- Use gdb to trace execution
 - start: begin execution and pause at main
 - disas: print disassembly of current function
 - ni: next instruction (step over function calls)
 - si: step instruction (step into function calls)
 - p/x \$rax: print value of RAX (note "\$" instead of "%")
 - info registers: print values of all registers