

# CS 261

## Fall 2016


Mike Lam, Professor

# Y86 Instruction Semantics

# CPU stages

## von Neumann architecture

- 1) Fetch ← P3!
  - Splits instruction at PC into pieces
  - Save info in `y86_inst_t` struct
- 2) Decode (register file)
  - Reads registers
  - P4: Sets `valA`
- 3) Execute (ALU)
  - Arithmetic/logic operation, effective address calculation, or stack pointer increment/decrement
  - P4: Sets `valE` and `Cnd`
- 4) Memory (RAM)
  - Reads/writes memory
- 5) Write back (register file)
  - Sets registers
- 6) PC update
  - Sets new PC



# Y86 semantics

- **Semantics**: the study of meaning
  - What does an instruction "mean"?
  - For us, it means the effect that it has on the machine
  - We should specify these semantics very formally
  - This will help us think correctly about P4

Stage	HALT	NOP	CMOV	IRMOVQ
Fch	$icode \leftarrow M_1[PC]$	$icode \leftarrow M_1[PC]$	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valC \leftarrow M_8[PC+2]$
	$valP \leftarrow PC + 1$	$valP \leftarrow PC + 1$	$valP \leftarrow PC + 2$	$valP \leftarrow PC + 10$
Dec			$valA \leftarrow R[rA]$	
Exe	$cpu.stat = HLT$		$valE \leftarrow valA$ $Cnd \leftarrow Cond(CC, ifun)$	$valE \leftarrow valC$
Mem				
WB			$Cnd ? R[rB] \leftarrow valE$	$R[rB] \leftarrow valE$
PC	$PC \leftarrow 0$	$PC \leftarrow valP$	$PC \leftarrow valP$	$PC \leftarrow valP$

# Aside: syntax notes

- $R[RSP]$  = the value of %rsp
- $R[rA]$  = the value of register with id rA
- $M_1[PC]$  = the value of one byte in memory at address PC
- $M_8[PC+2]$  = the value of eight bytes in memory at address PC+2
- $rA:rB = M_1[PC+1]$  means read the byte at address PC+1
  - Split it into high- and low-order 4-bits for rA and rB
- $Cond(CC, ifun)$  returns 0 or 1 based on CC and ifun
  - Determines whether the given CMOV/ JUMP should happen
- Convention: write addresses using hex padded to three chars
- Convention: write integer literals using decimal w/ no padding

# Y86 semantics

Stage	HALT	NOP	CMOV	IRMOVQ
Fch	$\text{icode} \leftarrow M_1[\text{PC}]$	$\text{icode} \leftarrow M_1[\text{PC}]$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$
Dec		$\text{valP} \leftarrow \text{PC} + 1$	$\text{valP} \leftarrow \text{PC} + 2$ $\text{valA} \leftarrow R[\text{rA}]$	
Exe	$\text{cpu.stat} = \text{HLT}$		$\text{valE} \leftarrow \text{valA}$ $\text{Cnd} \leftarrow \text{Cond}(\text{CC}, \text{ifun})$	$\text{valE} \leftarrow \text{valC}$
Mem				
WB			$\text{Cnd} ? R[\text{rB}] \leftarrow \text{valE}$	$R[\text{rB}] \leftarrow \text{valE}$
PC	$\text{PC} \leftarrow 0$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$
Stage	RMMOVQ	MRMOVQ	OPq	JUMP
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$  $\text{valC} \leftarrow M_8[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 9$
Dec	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	$\text{valB} \leftarrow R[\text{rB}]$	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	
Exe	$\text{valE} \leftarrow \text{valB} + \text{valC}$	$\text{valE} \leftarrow \text{valB} + \text{valC}$	$\text{valE} \leftarrow \text{valB OP valA}$	$\text{Cnd} \leftarrow \text{Cond}(\text{CC}, \text{ifun})$
Mem	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valE}]$		
WB		$R[\text{rA}] \leftarrow \text{valM}$	$R[\text{rB}] \leftarrow \text{valE}$	
PC	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{Cnd?valC:valP}$
Stage	CALL	RET	PUSHQ	POPQ
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$
Dec	$\text{valC} \leftarrow M_8[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 9$	$\text{valP} \leftarrow \text{PC} + 1$	$\text{valP} \leftarrow \text{PC} + 2$	$\text{valP} \leftarrow \text{PC} + 2$
Exe	$\text{valB} \leftarrow R[\text{RSP}]$ $\text{valE} \leftarrow \text{valB} - 8$	$\text{valA} \leftarrow R[\text{RSP}]$ $\text{valB} \leftarrow R[\text{RSP}]$ $\text{valE} \leftarrow \text{valB} + 8$	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{RSP}]$ $\text{valE} \leftarrow \text{valB} - 8$	$\text{valA} \leftarrow R[\text{RSP}]$ $\text{valB} \leftarrow R[\text{RSP}]$ $\text{valE} \leftarrow \text{valB} + 8$
Mem	$M_8[\text{valE}] \leftarrow \text{valP}$	$\text{valM} \leftarrow M_8[\text{valA}]$	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valA}]$
WB	$R[\text{RSP}] \leftarrow \text{valE}$	$R[\text{RSP}] \leftarrow \text{valE}$	$R[\text{RSP}] \leftarrow \text{valE}$	$R[\text{RSP}] \leftarrow \text{valE}$ $R[\text{rA}] \leftarrow \text{valM}$
PC	$\text{PC} \leftarrow \text{valC}$	$\text{PC} \leftarrow \text{valM}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$

# Example: IRMOVQ

0x016: 30f48000000000000000 |

irmovq \$128,%rsp

Stage	IRMOVQ
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$
Dec	
Exe	$\text{valE} \leftarrow \text{valC}$
Mem	
WB	$R[\text{rB}] \leftarrow \text{valE}$
PC	$\text{PC} \leftarrow \text{valP}$

$\text{icode:ifun} \leftarrow M_1[0x016] = 3:0$   
 $\text{rA:rB} \leftarrow M_1[0x017] = f:4$   
 $\text{valC} \leftarrow M_8[0x018] = 128$   
 $\text{valP} \leftarrow 0x016 + 10 = 0x020$

$\text{valE} \leftarrow 128$

$R[\%rsp] \leftarrow \text{valE} = 128$

$\text{PC} \leftarrow \text{valP} = 0x020$

**This instruction sets %rsp to 128 and increments the PC by 10**

# Example: POPQ

0x02c: b00f

$R[\%rsp] = 120$

|      popq %rax

$M_8[120] = 9$

Stage	POPQ
Fch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$
Dec	$valP \leftarrow PC + 2$ $valA \leftarrow R[RSP]$ $valB \leftarrow R[RSP]$
Exe	$valE \leftarrow valB + 8$
Mem	$valM \leftarrow M_8[valA]$
WB	$R[RSP] \leftarrow valE$ $R[rA] \leftarrow valM$
PC	$PC \leftarrow valP$

$icode:ifun \leftarrow M_1[0x02c] = b:0$

$rA:rB \leftarrow M_1[0x02d] = 0:f$

$valP \leftarrow 0x02c + 2 = 0x02e$

$valA \leftarrow R[\%rsp] = 120$

$valB \leftarrow R[\%rsp] = 120$

$valE \leftarrow 120 + 8 = 128$

$valM \leftarrow M_8[120] = 9$

$R[\%rsp] \leftarrow 128$

$R[\%rax] \leftarrow 9$

$PC \leftarrow 0x02e$

This instruction sets %rax to 9, sets %rsp to 128, and increments the PC by 2

# Example: CALL

0x037: 80410000000000000000 | call proc

R[%rsp] = 128

Stage	CALL	
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$	$\text{icode:ifun} \leftarrow M_1[0x037] = 8:0$
	$\text{valC} \leftarrow M_8[\text{PC}+1]$	$\text{valC} \leftarrow M_8[0x038] = 0x041$
	$\text{valP} \leftarrow \text{PC} + 9$	$\text{valP} \leftarrow 0x037 + 9 = 0x040$
Dec		
	$\text{valB} \leftarrow R[\text{RSP}]$	$\text{valB} \leftarrow R[\%rsp] = 128$
Exe	$\text{valE} \leftarrow \text{valB} - 8$	$\text{valE} \leftarrow 128 - 8 = 120$
Mem	$M_8[\text{valE}] \leftarrow \text{valP}$	$M_8[120] \leftarrow 0x040$
WB	$R[\text{RSP}] \leftarrow \text{valE}$	$R[\%rsp] \leftarrow 120$
PC	$\text{PC} \leftarrow \text{valC}$	$\text{PC} \leftarrow 0x041$

**This instruction sets %rsp to 120, stores the return address 0x040 at [%rsp], and sets the PC to 0x041**