CS 261 Fall 2016


Mike Lam, Professor

Y86 Instruction Semantics

CPU stages

von Neumann architecture

- 1) Fetch ← P3!
 - Splits instruction at PC into pieces
 - Save info in y86_inst_t struct
- 2) Decode (register file)
 - Reads registers
 - P4: Sets valA
- 3) Execute (ALU)
 - Arithmetic/logic operation, effective address calculation, or stack pointer increment/decrement
 - P4: Sets valE and Cnd
- 4) Memory (RAM)
 - Reads/writes memory
- 5) Write back (register file)
 - Sets registers
- 6) PC update
 - Sets new PC



Y86 semantics

- Semantics: the study of meaning
 - What does an instruction "mean"?
 - For us, it means the effect that it has on the machine
 - We should specify these semantics very formally
 - This will help us think correctly about P4

Stage	HALT	NOP	CMOV	IRMOVQ
Fch	$icode \leftarrow M_1[PC]$	$icode \leftarrow M_1[PC]$	$\texttt{icode:ifun} \leftarrow \texttt{M}_1[\texttt{PC}]$	$icode:ifun \leftarrow M_1[PC]$
			$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$
				$valC \leftarrow M_8[PC+2]$
	$valP \leftarrow PC + 1$	$\mathtt{valP} \leftarrow \mathtt{PC} + \mathtt{1}$	$\mathtt{valP} \leftarrow \mathtt{PC} + \mathtt{2}$	$\mathtt{valP} \leftarrow \mathtt{PC} + \mathtt{10}$
Dec			$valA \leftarrow R[rA]$	
Exe	cpu.stat = HLT		$valE \leftarrow valA$	valE ← valC
			$\texttt{Cnd} \; \leftarrow \; \texttt{Cond}(\texttt{CC}, \texttt{ifun})$	
Mem				
WB			$\texttt{Cnd ? R[rB]} \leftarrow \texttt{valE}$	$R[rB] \leftarrow valE$
PC	PC ← 0	PC ← valP	$PC \leftarrow valP$	$PC \leftarrow valP$

Aside: syntax notes

- R[RSP] = the value of %rsp
- R[rA] = the value of register with id rA
- $M_1[PC]$ = the value of one byte in memory at address PC
- $M_8[PC+2]$ = the value of eight bytes in memory at address PC+2
- $rA:rB = M_1[PC+1]$ means read the byte at address PC+1
 - Split it into high- and low-order 4-bits for rA and rB
- Cond(CC, ifun) returns 0 or 1 based on CC and ifun
 - Determines whether the given CMOV/JUMP should happen
- Convention: write addresses using hex padded to three chars
- Convention: write integer literals using decimal w/ no padding

Y86 semantics

		1	area.	
Stage	HALT	NOP	CMOV	IRMOVQ
Fch	$icode \leftarrow M_1[PC]$	$icode \leftarrow M_1[PC]$	icode:ifun ← M ₁ [PC]	icode:ifun $\leftarrow M_1[PC]$
			$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$
				$valC \leftarrow M_8[PC+2]$
	valP ← PC + 1	valP ← PC + 1	valP ← PC + 2	valP ← PC + 10
Dec	L		$valA \leftarrow R[rA]$	
Exe	cpu.stat = HLT		$valE \leftarrow valA$	$valE \leftarrow valC$
			<pre>Cnd ← Cond(CC,ifun)</pre>	
Mem				
WB			Cnd ? $R[rB] \leftarrow valE$	$R[rB] \leftarrow valE$
PC	PC ← 0	$PC \leftarrow valP$	$PC \leftarrow valP$	$PC \leftarrow valP$
Stage	RMMOVQ	MRMOVQ	0Pq	JUMP
Fch	icode:ifun $\leftarrow M_1[PC]$	icode:ifun $\leftarrow M_1[PC]$	icode:ifun $\leftarrow M_1[PC]$	icode:ifun $\leftarrow M_1[PC]$
	$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$	
	$valC \leftarrow M_8[PC+2]$	$valC \leftarrow M_8[PC+2]$		$valC \leftarrow M_8[PC+1]$
	valP ← PC + 10	valP ← PC + 10	valP ← PC + 2	valP ← PC + 9
Dec	$\texttt{valA} \leftarrow \texttt{R[rA]}$		valA ← R[rA]	
	$valB \leftarrow R[rB]$	$\texttt{valB} \leftarrow \texttt{R[rB]}$	$\texttt{valB} \leftarrow \texttt{R[rB]}$	
Exe	$valE \leftarrow valB + valC$	valE ← valB + valC	valE ← valB OP valA	Cnd ← Cond(CC,ifun)
Mem	$M_8[valE] \leftarrow valA$	$valM \leftarrow M_8[valE]$		
WB		$R[rA] \leftarrow valM$	$R[rB] \leftarrow valE$	
PC	PC ← valP	PC ← valP	PC ← valP	PC ← Cnd?valC:valP
Stage	CALL	RET	PUSHQ	POPQ
Fch	icode:ifun $\leftarrow M_1[PC]$	icode:ifun $\leftarrow M_1[PC]$	icode:ifun $\leftarrow M_1[PC]$	icode:ifun $\leftarrow M_1[PC]$
			$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$
	$valC \leftarrow M_8[PC+1]$			
	valP ← PC + 9	valP ← PC + 1	valP ← PC + 2	valP ← PC + 2
Dec		valA ← R[RSP]	valA ← R[rA]	valA ← R[RSP]
	valB ← R[RSP]	valB ← R[RSP]	valB ← R[RSP]	$\mathtt{valB} \leftarrow \mathtt{R[RSP]}$
Exe	valE ← valB - 8	valE ← valB + 8	valE ← valB - 8	valE ← valB + 8
Mem	$M_8[valE] \leftarrow valP$	$valM \leftarrow M_8[valA]$	M ₈ [valE] ← valA	valM ← M ₈ [valA]
WB	R[RSP] ← valE	R[RSP] ← valE	R[RSP] ← valE	R[RSP] ← valE
				$R[rA] \leftarrow valM$
PC	PC ← valC	PC ← valM	PC ← valP	PC ← valP
	1		I.	

Example: IRMOVQ

```
irmovq $128,%rsp
        Stage
           IRMOVQ
Fch
           icode:ifun \leftarrow M_1[PC]
                                                icode:ifun \leftarrow M<sub>1</sub>[0x016] = 3:0
           rA:rB \leftarrow M_1[PC+1]
                                                rA:rB \leftarrow M_1[0x017] = f:4
                                                valC \leftarrow M_8[0x018] = 128
           valC \leftarrow M_8[PC+2]
                                                valP \leftarrow 0x016 + 10 = 0x020
           valP ← PC + 10
Dec
Exe
          valE ← valC
                                                valE ← 128
Mem
                                                 R[\%rsp] \leftarrow valE = 128
WB
          R[rB] \leftarrow valE
                                                 PC \leftarrow valP = 0x020
PC
          PC \leftarrow valP
```

This instruction sets %rsp to 128 and increments the PC by 10

Example: POPQ

```
0x02c: b00f
                                                                        %rax
                                                               popq
                        R[\%rsp] = 120
                                                 M_{_{8}}[120] = 9
            POPQ
Stage
                                                         icode:ifun \leftarrow M_1[0x02c] = b:0
            icode:ifun \leftarrow M_1[PC]
Fch
                                                         rA:rB \leftarrow M_1[0x02d] = 0:f
            rA:rB \leftarrow M_1[PC+1]
                                                         valP \leftarrow 0x02c + 2 = 0x02e
           valP \leftarrow PC + 2
                                                         valA \leftarrow R[\%rsp] = 120
           valA \leftarrow R[RSP]
Dec
                                                         valB \leftarrow R[%rsp] = 120
            valB \leftarrow R[RSP]
                                                         valE \leftarrow 120 + 8 = 128
           valE ← valB + 8
Exe
                                                         valM \leftarrow M_8[120] = 9
Mem
           valM \leftarrow M_8[valA]
                                                          R[\%rsp] \leftarrow 128
WB
           R[RSP] \leftarrow valE
                                                          R[\%rax] \leftarrow 9
           R[rA] \leftarrow valM
PC
           PC \leftarrow valP
                                                          PC \leftarrow 0x02e
```

This instruction sets %rax to 9, sets %rsp to 128, and increments the PC by 2

Example: CALL

```
0x037: 804100000000000000
                                                           call proc
                              R[\%rsp] = 128
            CALL
Stage
                                                       icode:ifun \leftarrow M<sub>1</sub>[0x037]=8:0
            icode:ifun \leftarrow M_1[PC]
Fch
                                                       valC \leftarrow M_8[0x038] = 0x041
            valC \leftarrow M<sub>8</sub>[PC+1]
                                                       valP \leftarrow 0x037 + 9 = 0x040
            valP \leftarrow PC + 9
Dec
                                                        valB \leftarrow R[\%rsp] = 128
            valB \leftarrow R[RSP]
                                                        valE \leftarrow 128 - 8 = 120
           valE ← valB - 8
Exe
Mem
           M_8[valE] \leftarrow valP
                                                        M_8[120] \leftarrow 0x040
WB
            R[RSP] \leftarrow valE
                                                        R[\%rsp] \leftarrow 120
                                                        PC \leftarrow 0x041
PC
           PC \leftarrow valC
```

This instruction sets %rsp to 120, stores the return address 0x040 at [%rsp], and sets the PC to 0x041