
# CS 261 Spring 2024

Mike Lam, Professor



#### **CPU** Architecture


### Topics


- CPU stages and design
- Pipelining


#### **CPU** overview


- A CPU consists of
  - Combinational circuits for computation
  - Sequential circuits for memory
  - Wires/buses for connectivity and intermediate results
  - A clocked register PC for synchronization



















③ Beginning of cycle 4








## **CPU** design


- SEQ: sequential Y86 CPU
  - Runs one instruction at a time
  - ysim: simulator
- Components:
  - Clocked register (PC)
  - Hardware units (blue boxes)
    - Combinational/sequential circuits
    - ALU, register file, memory
  - Control logic (grey rectangles)
    - Combinational circuits
    - Details in textbook
  - Wires (white circles)
    - Word (thick lines)
    - Byte (thin lines)
    - Bit (dotted lines)



- CPU measurement
  - Throughput: instructions executed per second
    - GIPS: billions of ("giga-") instructions per second
    - 1 GIPS  $\rightarrow$  each instruction takes 1 nanosecond (a billionth of a second)
  - Latency: time required per instruction (or sequence)
    - Picosecond: 10<sup>-12</sup> seconds Nanosecond: 10<sup>-9</sup> seconds
    - 1,000 ps = 1 nanosecond
  - Relationship: *throughput* = # *instructions / latency* 
    - Example: 1 / 320ps \* (1000ps/ns) = 0.003125 \* 1000 ≈ 3.1 GIPS


- Current CPU design is serial
  - One instruction executes at a time
  - Only way to improve is to run faster!
  - Limited by speed of light / electricity
- One approach: make it smaller
  - Shorter circuit = faster circuit
  - Limited by manufacturing technology

What else could we do?






- Idea: pipelined design
  - Multiple instructions execute simultaneously ("instruction-level parallelism")
  - Similar to cafeteria line or car wash
  - Split logic into stages and connect stages with clocked registers




- Idea: pipelined design
  - Multiple instructions execute simultaneously ("instruction-level parallelism")
  - Similar to cafeteria line or car wash
  - Split logic into stages and connect stages with clocked registers
  - System design tradeoff: throughput vs. latency




# Y86 pipelining

- It's complicated!
  - Split up the stages and add more clocked registers for intermediate results




# Pipelining

- Limitation: non-uniform partitioning
  - Logic segments may have significantly different lengths




(a) Hardware: Three-stage pipeline, nonuniform stage delays



(b) Pipeline diagram

# Pipelining

- Limitation: dependencies
  - The effect of one instruction depends on the result of another
  - Both data and control dependencies
  - Sometimes referred to as hazards



# Pipelining

- Approaches to avoiding hazards
  - Halt execution (or throw an exception)
  - Stalling: "hold back" an instruction temporarily
  - Data forwarding: allow latter stages to feed into earlier stages, bypassing memory or registers
    - (for data dependencies)
  - Branch prediction: guess address of next instruction
    - (for control dependencies)
  - For more info, read CS:APP section 4.5

## **Conditional moves**

- Similar to conditional jumps, but they move data if certain condition codes are set
  - Benefit: no branch prediction penalty
    - Improved performance in the presence of pipelining

if 
$$(a > b) c = d;$$

subq %rbx, %rax
jle skip
rrmovq %rdx, %rcx
skip:



subq %rbx, %rax
cmovg %rdx, %rcx

Data (CCs) and control dependencies

No control dependency (only data)

#### Amdahl's Law

$$T_s = \text{serial time}$$
  $S = \text{speedup} = \frac{T_s}{T_P}$  should increase as p grows

 $T_{P}$  = parallel time

*p* = # of parallel stages

r = % of logic not amenable to pipelining

$$T_{p} = \frac{(1-r)T_{s}}{p} + rT_{s} \qquad S = \text{speedup} = \frac{T_{s}}{\frac{(1-r)T_{s}}{p} + rT_{s}}$$

$$\text{Amdahl's Law: } S \leq \frac{1}{r} \text{ as } p \text{ increases}$$

#### Amdahl's Law


- p = # of parallel stages
- *r* = % of logic not amenable to pipelining

#### Amdahl's Law:

$$S \leq \frac{1}{r}$$
 as *p* increases

 $r = 50\% \rightarrow$  speedup limited to 2x  $r = 25\% \rightarrow$  speedup limited to 4x  $r = 10\% \rightarrow$  speedup limited to 10x  $r = 5\% \rightarrow$  speedup limited to 20x

# Speedup limited inversely proportionally by serial %



### Summary

- We've now learned how a CPU is constructed
  - Transistors  $\rightarrow$  logic gates  $\rightarrow$  circuits  $\rightarrow$  CPU
  - Pipelining provides instruction-level parallelism
    - Although there are some limitations
- This is not a CPU architecture class
  - We won't be closely studying the specifics of SEQ
  - If you're interested, the details are in section 4.3
  - Same for PIPE (the pipelined version), in section 4.5
  - If you're REALLY interested, plan to take CS 456

### CS 456: Architecture

- Course objectives:
  - Summarize the construction of a pipelined processor from low-level building blocks
  - Describe and categorize hardware techniques for parallel implementation at the instruction, data, and thread levels
  - Summarize storage and I/O interfacing techniques
  - Apply address decoding and memory hierarchy strategies
  - Evaluate the performance impact of various hardware designs, including caches
  - Describe how hardware implementations can improve overall system performance
  - Justify the use of hardware-based optimizations that fail occasionally
  - Compare and contrast the actual execution of code with software designs
  - Analyze how a person's logical flow of thinking (sequential) differs from the processor implementation
  - Demonstrate the ability to communicate hardware and software design trade-offs to both professional colleagues and laypeople


#### Lessons learned

- Computers are not human; they're complex machines
  - Machines require extremely precise inputs
  - Machine output can be difficult to interpret
- Abstraction helps to manage complexity
  - Use simpler components to build more complex ones
- System design involves tradeoffs
  - Simpler ISA vs. ease of coding
  - Throughput vs. latency
- The details matter (A LOT!)
  - There are many ways to fail
  - Skill and dedication are required to succeed

#### Next up

- Y86 architecture and semantics
- Memory architecture and caching
- Final module: operating systems

# Lab Diagram



#### Pipelined CPU:

Time →

